Science current events, science news articles, research and discoveries.
Top science news articles and science current events stories from the past week.
Science Current Events Resources
Science Current Events and Science News RSS Feeds
Earth, Life and Space Science News and Current Events RSS Feeds.
|
 |
 |
 |
| View Larger Image | SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
by Chris Spear
| | List Price: | $125.00 |  | | 9 New starting at: | $79.98 | | 9 Used starting at: | $79.98 | | | | | Sales Rank: | 646376 | | Studio: | Springer | | | Binding: | Hardcover | | Number Of Pages: | 302 | | Publication Date: | June 25, 2007 | | Publisher: | Springer |
| |
ACCESSORIES |
| |
|
EDITORIAL REVIEWS |
Product Description
SystemVerilog for Verification teaches the reader how to use the power of the new SystemVerilog testbench constructs plus methodology without requiring in-depth knowledge of Object Oriented Programming or Constrained Random Testing. The book covers the SystemVerilog verification constructs such as classes, program blocks, C interface, randomization, and functional coverage. SystemVerilog for Verification also reviews some design topics such as interfaces and array types. There are extensive code examples and detailed explanations. The book will be based on Synopsys courses, seminars, and tutorials that the author developed for SystemVerilog, Vera, RVM, and OOP. Concepts will be built up chapter-by-chapter, and detailed testbench using these topics will be presented in the final chapter. SystemVerilog for Verification concentrates on the best practices for verifying your design using the power of the language.
|
CUSTOMER REVIEWS (Average Customer Rating: 4.5 based on 10 reviews)
|
Excellent book for systemVerilog newbie 
This is an excellent systemVerilog introduction book, if you are experienced verilog user want to learn systemVerilog, this book is the right one for you. Highly recommend to anyone who want to utilize systemVerilog features to enhance their current verification environment.
December 10, 2008 | |
Excellent Starter Book For Newbies
I purchased this book since I had to implement a new verification environment from scratch. I read the entire book, and I was off building a verification environment with SV.
There are few details which are not discussed in the book, for instance how to import classes into other classes(from a package), and how you should compile the entire project (again from a package).
Overall, if you don't know SV, and OOP, this is an excellent book to start with.
November 03, 2008 | |
Excellent book except for ... 
a few non-compliant code examples that do not follow the IEEE LRM. With that said, overall the book contains a number of good examples and covers the SV language. It doesn't spend much time discussing methodology (which can be good or bad depending on what you're looking for).
In summary, decent reading and a good language reference. Definitely a lot better than the VMM book.
January 16, 2007 | |
Good introduction -- 3 and half stars 
Book is a good introduction to system verilog for verification - though some typographical mistakes and some coding mistakes, make it bit flaky.
I would definately recommend this book - as it is the fastest way to get going around system verilog. One thing I like is that it is tied to any vendor specific methodology like RVM or AVM or VMM.
January 10, 2007 | |
SystemVerilog
Helpful for those migrating from verilog because
it compares the new concepts in relation to known concepts of verilog.
I liked the "bug" symbol that cautions against possible coding problems.
All systemverilog concepts are covered in the book with examples.
What is lacking is a practical usable example to build a complete simulation environment.
January 10, 2007 | |
SIMILAR PRODUCTS |
| |
|
|
|
|
