Brightsurf Science News and Current Science News Events
 

View Larger Image

Ultra-Low Voltage Nano-Scale Memories (Series on Integrated Circuits and Systems)


by Kiyoo Itoh, Masashi Horiguchi, Hitoshi Tanaka

List Price: $129.00
Price: $109.65
You Save: $19.35 (15%)
Available: Usually ships in 24 hours
Sales Rank: 1730847
Studio: Springer
Binding: Hardcover
Number Of Pages: 346
Publication Date: August 22, 2007
Publisher: Springer


ACCESSORIES

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
by Chris Spear

SystemVerilog for Design Second Edition: A Guide to Using SystemVerilog for Hardware Design and Modeling
by Stuart Sutherland, Simon Davidmann, Peter Flake
by P. Moorby

Data Converters
by Franco Maloberti



EDITORIAL REVIEWS

Product Description

Ultra-low voltage large-scale integrated circuits (LSIs) in nano-scale technologies are needed to:

-Meet the needs of a rapidly growing mobile cell phone market
-Offset a significant increase in the power dissipation of high-end microprocessor units.

Low power large capacity memories are a necessary component of low voltage LSIs. Many challenges arise in the process of achieving such memories as their devices and voltages are scaled down below 100nm and sub-1-V. A high signal-to-noise (S/N) ratio design is necessary to deal with small signal voltages from low-voltage memory cells in the presence of large noise sources in a high-density memory-cell array. Moreover, innovative circuits and devices are needed to resolve the increasing problems of leakage currents and variability in both speed and leakage. Since the solutions to these problems lie between different fields, (e.g., digital and analog, SRAM and DRAM) a multidisciplinary approach is needed.

Ultra-Low Voltage Nano-Scale Memories is an authoritative monograph that addresses these challenges. This book is written for memory and circuit designers as well as for researchers and students who are interested in ultra-low voltage nano-scale memory LSIs.



SIMILAR PRODUCTS

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test (Frontiers in Electronic Testing) (Frontiers in Electronic Testing)
by Andrei Pavlov, Manoj Sachdev

© 2008 BrightSurf.com