 |
|
New 167-processor Chip Is Super-fast, Ultra Energy-efficient
April 22, 2009A new, extremely energy-efficient processor chip that provides breakthrough speeds for a variety of computing tasks has been designed by a group at UC Davis. The chip, dubbed AsAP, is ultra-small, fully reprogrammable and highly configurable, so it can be widely adapted to a number of applications.
The chip is designed for digital signal processing. While not the principal kind of processor chip used in desktop computers, digital signal processing chips are found in a myriad of everyday and specialized devices such as cell phones, MP3 music players, video equipment, anti-lock brakes and ultrasound and MRI medical imaging machines.
"A battery powering this chip will typically last from several times to 75 times longer than it would under the same workload when powering some of the common commercially available digital signal processing chips," said Bevan Baas, associate professor of electrical and computer engineering and leader of the design team. "At the same time, with our targeted applications, we're getting several times to 10 times better speed than what is currently available -- all with a much smaller chip. To the best of our knowledge, this is the highest clock-rate processor chip designed at any university."
Built with industry-standard fabrication technology and design tools, the chip embodies a number of novel architectural and circuit features, Baas explained. Throughout the design process, his group took energy efficiency and high speed into consideration. "These were two of our main objectives, which we never gave up on during the planning stages. And all those choices added up," he said.
Baas' group has written a number of software applications for the chip, which has been fabricated by the international electronics company STMicrotronics. It took one student just three months to write "a fully compliant Wi-Fi transmitter," Baas said. They have also written a Wi-Fi receiver and several complex components of an H.264 video encoder. After testing the chip extensively, it has worked without a glitch, Baas added.
The group made a brief announcement about the chip in June 2008 at the Symposium on VLSI Circuits in Honolulu, and details of its design have just been published in the April issue of IEEE Journal of Solid-State Circuits.
The following collaborators on the design of AsAP were graduate students in Baas' group when they did the work: Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Anthony Jacobson, Gouri Landge, Michael Meeuwsen, Christine Watnik, Anh Tran, Zhibin Xiao Jeremy Webb, Eric Work, Jeremy Webb and Paul Mejia.
Support for the work came from STMicroelectronics, Intel Inc., University of California MICRO, the National Science Foundation, Semiconductor Research Corporation, IntellaSys and the Vietnam Education Foundation.
UC Davis
NIST shows on-card fingerprint match is secure, speedy
A fingerprint identification technology for use in Personal Identification Verification (PIV) cards that offers improved protection from identity theft meets the standardized accuracy criteria for federal identification cards according to researchers at the National Institute of Standards and Technology (NIST).
More Processor Chip Current Events and Processor Chip News Articles
 |
Processor Design: System-On-Chip Computing for ASICs and FPGAs by Jari Nurmi (Editor) Processor Design addresses the design of different types of embedded, firmware-programmable computation engines. Because the design and customization of embedded processors has become a mainstream task in the development of complex SoCs (Systems-on-Chip), ASIC and SoC designers must master the integration and development of processor hardware as an integral part of their job. Even contemporary FPGA devices can now accommodate several programmable processors. There are many different kinds of embedded processor cores available, suiting different kinds of tasks and applications. Processor Design provides insight into a number of different flavors of processor architectures and their design, software tool generation, implementation, and verification. After a brief... |
|
AMD Mobile Turion 64 ML 1.8GHz CPU Processor Chip by Hewlett-Packard AMD Mobile Turion 64 ML 1.8GHz CPU Processor Chip | |
|
ACCEL 79100 Power Processor Chip by Accel Custom Fit 300+ Race, Stainless Spark Plug Terminals, Complete EMI/RFI Supression, 600F Temperature Resistance, More Spark Energy, More Power, Spark Plug Wire Set, 8.8mm, Wires Over Valve Cover, Black | |
 |
Startech Pentium Heatsink/Fan For Celeron Chip (Slot 1) by Startech The StarTech.com Slot 1 Celeron CPU cooling fan is a combination heatsink and fan designed for cooling Slot 1 Celerons. A quiet running 5cm brushless ball bearing DC motor coupled with a high efficiency blade design is capable of moving 9 CFM (cubic feet per minute) of air. Power is supplied to the fan using a 3-lead TX3 connector that plugs into the motherboard and allows the system to monitor fan speed and operating status. |
 |
Low-Power Processors and Systems on Chips by Christian Piguet (Editor) The power consumption of microprocessors is one of the most important challenges of high-performance chips and portable devices. In chapters drawn from Piguet's recently published Low-Power Electronics Design, this volume addresses the design of low-power microprocessors in deep submicron technologies. It provides a focused reference for specialists involved in systems-on-chips, from low-power microprocessors to DSP cores, reconfigurable processors, memories, ad-hoc networks, and embedded software. Low-Power Processors and Systems on Chips is organized into three broad sections for convenient access. The first section examines the design of digital signal processors for embedded applications and techniques for reducing dynamic and static power at the electrical and system levels.... |
|
COMPAQ/HP PIII 500MHZ 1MB PROCESSOR CHIP KIT,117651-b21 by COMPAQ/HP COMPAQ/HP PIII 500MHZ 1MB PROCESSOR CHIP KIT,117651-b21 | |
 |
Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms by Andreas Wieferink (Author), Heinrich Meyr (Author), Rainer Leupers (Author) The ever increasing complexity of modern electronic devices together with the continually shrinking time-to-market and product lifetimes pose enormous chip design challenges to meet flexibility, performance and energy efficiency constraints. As a consequence, the current trend is towards programmable platforms (Multi-Processor System-on-Chip Platforms, MP-SoC), which are tailored to the respective target application. In the usual case, a new platform is designed by selecting and assembling standard platform elements. However, best results can only be achieved if the processor cores and the communication modules themselves are also optimized for the target application. Effective exploration is only possible if accurate module simulators are generated automatically based on... |
|
IBM PIII 1GHZ 256K PROCESSOR CHIP W/HEATSINK,25P2773 by IBM IBM PIII 1GHZ 256K PROCESSOR CHIP W/HEATSINK,25P2773 | |
 |
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms by Tim Kogel (Author), Rainer Leupers (Author), Heinrich Meyr (Author) The drastic performance, flexibility and energy-efficiency requirements of embedded applications drive the System-on-Chip integration towards heterogeneous multiprocessor platforms. Electronic System Level (ESL) design methodologies and tools have emerged to tackle the challenges of such complex SoC designs prior to RTL and silicon availability. In particular SystemC based Transaction Level Modeling (TLM) has matured as a standards-based approach to model SoC platforms for the purpose of Software development, system integration and verification. In response to the vast complexity of heterogeneous multi-processor platforms the "Architects View" is emerging as a new TLM use-case to address the architecture definition and application mapping by means of timing approximate... |
|
CADENCE DESIGNS SINGLE-CHIP PROCESSOR FOR INTERNET TELEPHONY.: An article from: Electro Manufacturing by Worldwide Videotex (Publisher) This digital document is an article from Electro Manufacturing, published by Worldwide Videotex on November 1, 1999. The length of the article is 793 words. The page length shown above is based on a typical 300-word page. The article is delivered in HTML format and is available in your Amazon.com Digital Locker immediately after purchase. You can view it with any web browser. Citation Details Title: CADENCE DESIGNS SINGLE-CHIP PROCESSOR FOR INTERNET TELEPHONY. Publication: Electro Manufacturing (Newsletter) Date: November 1, 1999 Publisher: Worldwide Videotex Volume: 12 Issue: 11 Page: NA Distributed by Thomson Gale |
| © 2009 BrightSurf.com |